In this paper, a novel simplified control technique is proposed to control three-phase neutral-point clamped bidirectional rectifier using optimised switching sequences for disturbed AC mains. In space-vector modulation (SVM) technique using optimised switching sequences, duty ratio and sampling periods in each region are very important. In other words, reference vector trajectory shape and the time spent by the reference vector in each region are very important to obtain exact switching under any supply conditions. With the use of optimised switching sequences, even under ideal supply conditions, it is depicted that source-side and load-side parameters deviate from acceptable limits, and a DC-bus capacitor voltage unbalance occurs. Under the influence of disturbed AC supply, source-side and load-side parameters deviate more beyond acceptable limits which cause a very large unbalance in DC bus capacitor voltages. This non-ideal performance of the converter is responsible for the deterioration of quality of source currents and a large stress on power semiconductor devices. A new algorithm is proposed in this paper to make the converter performance ideal even under ideal and nonideal supply conditions. According to supply conditions, the proposed technique varies the speed of the reference vector and, also at the same time, forms a required trajectory while passing through the most effective regions of SVM hexagon. The proposed technique maintains parameters within acceptable limits for source side and load side in terms of unity power factor, low input current total harmonic distortion (THD), minimum switching losses and reduced-rippled, well-regulated DC-bus voltage and also at the same time DCbus capacitor voltage balance. The simulation results are presented to demonstrate the effectiveness of the proposed control technique.
Introduction
With the invention of neutral point-clamped inverter by Nabae et al. (1981) and Bhagwat and Stefanovic (1983) , use of multilevel converters was initiated. They offer an attractive alternative for medium and higher power applications. Neutral point-clamped inverter possesses various attractive features such as use of lower blocking voltage devices, better harmonic spectrum, lower di/dt and dv/dt stresses and lower electromagnetic interference (EMI) emissions. Many topologies have been presented for multilevel inverters, but neutral point clamped (NPC) converters and cascaded H-bridge converters are the most popular ones which have found broad industrial applications (Malinowski et al., 2010; Vahedi et al., 2013a,b; Rodriguez et al., 2010; Ounejjar et al., 2011; . Figure 1 shows the power circuit for NPC converter. Space-vector pulse width modulation (SVPWM) has more recently been applied to converters. In Beig and Ranganathan (2003) , Bendre et al. (2005) , Pou et al. (2012) , Zhang et al. (2012) , Chen and Hu (2012) , Ma et al. (2012) , Peng et al. (2013) , the multilevel converters are complex to modulate because of large number of available switching alternatives and have massive computational overhead. In spite of various features and being much suitable for medium and high-power applications, NPC converters suffer from DC-bus capacitor voltage unbalance due to internal and external factors. Most of the proposed algorithms have used linear and non-linear approach for capacitor voltage balancing using complex calculations. Most of the proposed algorithms include modifying the SVM hexagon and defining various sections and regions in the hexagon to solve the problem of voltage unbalancing in NPC (Stala, 2013; Maheshwari et al., 2013; Portillo et al., 2013) .
Work using selective harmonic elimination technique for capacitor voltage balancing has also been proposed (Sharifzadeh et al., 2015; Saeedifard et al., 2007) . Also in Saeedifard et al. (2009) , the proposed technique has used an equation to control the capacitors energy in order to keep the capacitor voltages constant. A simple approach was introduced in Wu (2006) which did not use any voltage or current feedback, and its implementation is simple, but it did not show good results at different loading conditions. In Busquets-Monge et al., (2004) , the three nearest vectors are used to generate the reference voltage as virtual space vectors for capacitor voltage balancing. In Luo et al. (2016) , a simple carrier-based pulse-width modulation scheme for capacitor voltage balancing is proposed. The scheme decouples the neutral point voltage balancing from the necessity to control phase voltages and controls the neutral point voltage without introducing zero-sequence voltage. All the above proposed techniques increase the calculations and measurement of output voltages and currents is inevitable for a successful implementation. Ultimately system would be less reliable and expensive as well. In , proposed technique based on the model in order to find the redundant switching states affects the DC-bus capacitor voltages. SVM is based on the voltage feedback obtained from DC link voltages under various load conditions. Moreover the technique based on optimised space-vector sequences was first introduced and later refined in Peng et al. (2002) . Under ideal supply conditions, optimum spacevector switching sequence technique has been used for DC-bus capacitor voltage balancing (Ito et al., 2010; Fukuda et al., 1999; Grigoletto and Pinheiro, 2011) . Capacitor voltage balancing is achieved at the cost of overheads in terms of suboptimal harmonic profile of the waveform, increased switching losses due to additional switching transitions within each sampling period and complex and computationally intensive control algorithms. Bhat et al. (2013) presents a control strategy for capacitor voltage balancing of a three-phase neutral-point clamped bidirectional rectifier using optimised switching sequences. Summarising the above, most of the capacitor voltage balancing techniques include modification in optimum switching sequences, inclusion of extra hardware and modified SVM hexagon. The extra hardware included in the NPC not only makes the system expensive but also increases the complex calculation and runtime. Modifying the SVM hexagon used for capacitor voltage balancing will affect source-side and load-side parameters beyond acceptable limits. Very limited work has been reported for capacitor voltage balancing of a three-phase neutral-point clamped bidirectional rectifier using optimised switching sequences only and also without any need of extra hardware to have source-side and load-side parameters within acceptable limits. Reducing neutral point potential variations is a burning issue and has been a topic of intensive international research.
System modelling and description
The power circuit for NPC converters is shown in Figure 1 . Consider a case for unbalanced supply conditions. Three-phase input supply can be written as 
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Applying trigonometric formula yields 
Now substituting Eqs. (5)- (7) 
From Eq. (8), we conclude that even and odd harmonics are proportional to the difference in the magnitudes of k 1 and k 2 . Under unbalanced supply condition, it has been observed that even and odd harmonics are generated, and their magnitudes are in the difference in AC supply. Space-vector pulse width modulation switching technique for NPC converter using optimised switching sequences as shown in Figure 2 . 
The voltage 
where ω is the angular frequency of the three-phase voltage, d
v ,
are the components of v , v′ and i in the d-axis and q-axis, respectively. Equations (14)- (17) show that the behaviour of currents d i and q i can be controlled by using the decoupled voltages (18) and (19) and also defines which commutation state of the rectifier corresponds to V 1 , V 8 and V 2 , depending on the position of the reference vector V s .
Proposed control algorithm
In the proposed algorithm, according to supply conditions, the speed and the trajectory (i.e. sampling period and duty ratio in each region of the reference vector) are varied between the regions of SVM to maintain load-side and source-side parameters within acceptable limits. The speed of the reference vector is either made slow or fast in the alternate sectors of the SVM keeping total time for one cycle same as actual reference vector. The purpose to vary the speed of the reference (i.e. variable sampling periods) is to maintain the minimum potential difference between the capacitor voltages. The speed of the reference vector depends upon magnitude of DC-bus voltages unbalance under any supply conditions. The required speed of the reference vector is achieved by modifying the angle θ of reference vector
Under ideal or disturbed supply, a specific trajectory shape is needed to maintain power quality at the source side and load side. The required trajectory shape of the reference vector is needed to change the duty ratio in each sector. The required trajectory is formed by the retransformation in the current vector of the Clarke transform as shown in Figure 5 . According to supply conditions, the proposed technique varies the duty ratio and sampling periods. Detailed working of the proposed technique is defined into three blocks 1, 2 and 3 as shown is Figure 6a . Each block has its own significance. Block 1 is responsible for varying the speed of the reference vector between sectors, and blocks 2 and 3 are responsible for the formation of required trajectory of the space vector. With the combined action of all blocks, power quality within acceptance limits is achieved at the source side and load side, and at the same time, capacitors voltages are balanced under balanced or disturbed AC mains. These entire factors make the algorithm an ideal technique for the stable working of the NPC under disturbed power supply. 
Computation of reference vector speed (i.e. variable sampling periods in sectors)
Block 1 not only maintains DC-bus capacitor voltage balance under disturbed supply conditions, but it also keeps power quality parameters within acceptance limits under balanced supply condition only. In Bhat and Langer (2014) , a detailed analysis for both capacitors charging and discharging characteristics with respect to each region and sector has been made as shown in Table 1 . It reveals that in regions 2 and 4, capacitor voltages 
In this block, a sinusoidal wave is generated of which magnitude is proportional to error voltage and frequency, which is three times the fundamental to address six sectors. This time varying signal is used to modify the angle θ of current vector angle m θ and is given by where K is the gain of the proportional controller. During positive half-cycle, the modified reference current vector leads the actual current vector, and during negative cycle, it lags. This modified reference current vector oscillates around actual current vector with magnitude θ Δ . Under capacitors voltages unbalanced condition, the reference vector trajectory forms a required shape as shown in Figure 6b (i). Once the capacitor voltages get balanced, the reference vector trajectory forms a required shape as shown in Figure 6b (ii). Figure 6c shows modulation index, sector and capacitors voltages under balanced condition.
Formation of required trajectory of reference vector (i.e. variable duty cycle)
The change in the supply conditions affects the magnitude of V α , V β and I α , I β , which further affects the rotating frame of reference (d − q) components, which are responsible for the formation of reference rotating space vector. Figure 7 depicts the change in the magnitude of the V α and V β under disturbed supply condition (e.g. a sag of 40% in phase A is made). Due to change in V α , V β and I α , I β of Clarke transformation, reference vector trajectory changes from circular to irregular circular. In other words, if the magnitude of the reference is different in each sector, it will affect the duty ratios T a , T b and T o . But it keeps the total sum of the duty ratios in the each sector same (i.e. T a + T b + T o = Constant value) as depicted in Eq. (19). Therefore, if duty ratio of T a , T b and T o in each sector will be either increased or decreased unsymmetrically, it results in deterioration of quality of source currents and a large stress on power semiconductor devices. But under disturbed supply conditions, if the switching ratio for a switching state in each sector is changed in some symmetrical ways depending upon the required duty ratio of T a , T b and T o , then power quality at the source side and load side can be achieved. In other words, in order to have same supply currents in all the phases with almost unity power factor, the duty time of rectifier legs on which sag/swell occurs must be increased and the duty time of the rectifier legs on which current increases after change in supply must be reduced. This results in almost sinusoidal supply current at the source side with THD less than acceptable limits. 
Computation of the compensation in voltage vector of Clarke transformation
The function of the block 2 is to nullify the effect on voltage vector of Clarke transformation caused by disturbed supply conditions. Under disturbed supply conditions, voltage vector,
where a V ′ , b V ′ and c V ′ are the actual disturbed supplies fed to the converter.
where 
where V V − ′ is disturbed supply. From Eq. (25), adding or subtracting the compensating value of V α and V β with scaling factors in proportion to change in the magnitudes of the V α , V β results in nullifying the effect on V α , V β of the Clarke transformation as given in Eq. (26) such that V′ is made equal to V. This compensation value is generated in the block 2 of 
With the evolution of new values of n (α,β) , voltage vector of Clark transformation will retransform the Clark transformation:
After retransforming the Clark transformation to absorb the change in V α , V β . Now we have,
The next step is to form a required trajectory of the reference vector from retransformation of current vector of Clark transformation. The detailed working is defined in block 3.
Computational Operation for generating required trajectory of reference
The function of this block is to generate a trajectory according to the required duty ratio for T a , T b and T o .
where ΔT is same duty ratios but formed by new magnitudes of T 0 , T 1 and T 2 . Equation (30) represents current error vector formed due to difference in each line currents magnitude. This difference is due to conduction of the devices (i.e. irregular shape of the trajectory). If each line current error (ΔI a , ΔI b , ΔI c ) is computed separately so that a required regulated trajectory can be formulated to compensate generated reactive power, then current error vector is reduced and a better power quality can be achieved at the source side and load side. The error computed will form a required space-vector trajectory, so as to have new duty cycle in each sector with same sampling time. The inchange duty cycle will help attain lag angle between the supply voltage vector and reference current vector to compensate reactive power generated under disturbed supply conditions. Each line current error is computed in the block 3 of the proposed control technique. Now ΔI = Current error vector (ΔI a , ΔI b , ΔI c ) is formed due to difference in line currents. Each line currents error 
where W i is the empirical initial weight adjusted during balanced supply conditions and W a , W b and W c are the proportional values formulated by the proportional integral (PI) controllers, in proportion to any change in the supply. From block 3, the PI-operated errors are formulated as
where c(t) = control signal from PI controller. e(t) = error signal after disturbance. K p and K i are the proportional and integral gain of controller. The adjustments of k p and K i are empirically carried out in the study, and the values of K p( w a, w b, w c) range from −0.2 to 0.01 for both sag and swell. Simultaneously computation of W a , W b and W c will generate a new space-vector trajectory of required shape. The value of k i ranges from 0.001 to 0.001 used for fine-tuning purpose.
The conventional Clarke transformation is given as follows:
It is retransformed after computing each line current error (ΔI a , ΔI b , ΔI c ) as given in Eq. (35) to generate a trajectory according to the required duty ratio for T a , T b and T o :
After applying all steps described in blocks 2 and 3 of the proposed algorithm, the magnitude of the reference vector is given by 
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where M is the modulation index and Vdc max is the desired constant DC voltage. Because modulation index is varied in each region. ΔT a , ΔT b and ΔT c will be different from the previous region resulting in the stable working of the NPC. At the same time, block 1 will continue its action and helps in balancing the capacitor voltage by controlling the speed of the V s by controlling the angle θ m as given in Eq. (20). As an example, for 40% sag, the required trajectory is formed as shown in Figure 8a . This space-vector trajectory maintains power quality parameters within acceptance limits both at source side and load side as well as maintains DC-bus capacitor voltage balance. The Figure 8b shows modulation index and sectors under unbalanced condition. The proposed technique is also applied on injected harmonics up to ninth order of the harmonics. Figure 9b shows modulation index and sectors under injected harmonics up to ninth order of the harmonics. 
Performance evaluation
The performance of conventional SVPWM-based improved power quality converter (IPQC) and modified SVPWM-based IPQC under unbalanced conditions is evaluated in MATLAB/Simulink and SimPowerSystems environment. For three-phase bidirectional rectifier, the system parameters are as follows: peak input phase voltage = 155.6 V, 50 Hz, boost inductance = 1 mH and operating frequency is 5 kHz. The desired DC-link voltage of the proposed rectifier is set at 400 V.
Performance evaluation for unbalanced sag in phase A
The controller is tested for unbalanced sag in phase A, by introducing voltage magnitude unbalance of peak input voltage 90 V (45% sag) in phase A, peak input voltage 155.6 V in phase B, peak input voltage 155.6 V in phase C as shown in Figure 10 . Simulations of unbalanced sag with conventional SVPWM-based NPC and the proposed algorithmbased NPC are carried out. Results reveal that with the proposed controller, input power factor becomes almost unity as shown in Figure 10f as compared with Figure 10b . The source currents also get balanced from unbalanced condition as shown in Figure 10c and g. The maximum THD of the source currents I a , I b and I c is reduced to just 2.41, 1.62 and 1.12% from 8.38, 6.62 and 8.08%, respectively, as shown in Figure 10h and d. At the same time, results also reveal DC-bus capacitor voltage balance from unbalanced condition under the influence of sag as shown in Figure 10e and i.
Performance evaluation under harmonics
The controller is tested by introducing harmonics up to the order of ninth, and rest all parameters are same as rated. Results reveal that with the proposed controller, input becomes power factor almost unity as shown in Figure 11f as compared with Figure 11b , with balanced source currents as shown in Figure 11g from unbalanced condition as shown in Figure 11c . The maximum THD of the source currents I a , I b and I c is reduced to just 2.89, 2.90 and 2.76% from 6.67, 7.97 and 6.88%, respectively as shown in Figure 11h and 11d. At the same time, Figure  11i reveals DC-bus capacitor voltage balance from unbalanced condition under the influence of sag as shown in Figure 11e .
Performance analysis by introducing harmonics and unbalanced AC mains
The controller is also tested by introducing Harmonics, i.e. up to ninth in all phases and a sag of 90 V (45% sag) in phase A only; rest all parameters are same as rated. Figure 12a shows a three-phase voltage source with injected up to ninth order of the harmonics in all phases with 45% sag in phase 'a', i.e. 90 V. Results reveal that with the proposed controller, input power factor is almost unity as shown in Figure 12f as compared with Figure 12b , with balanced source currents as shown in Figure 12g from unbalanced condition as shown in Figure 12c . The maximum THD of the source currents I a , I b and I c is reduced to just 3.10, 2.56 and 2.97% from 12.38, 8.5 and 10.83%, respectively as shown in Figure 12h and 11d. Figure 11i reveals DC-bus capacitor voltage balance as compared with Figure 12e .
Conclusion
In this paper, a new technique is proposed for disturbed supply conditions, and analysis is also done to minimise the effects on the balanced/unbalanced voltages and injected harmonics in the conventional SVPWM-based NPC rectifier. Relevant figures and graphs have been shown to understand the conclusive results for the proposed system. The source current harmonics are compensated very effectively using the proposed technique and, also at the same time, maintaining unity input power factor, low input current THD and regulated DC output voltage with reduced ripple. The proposed control algorithm proves to be very effective in addressing the voltage sags and injected harmonics which are practically encountered in real power system.
